## УДК 004.93

V.G. Krasilenko<sup>1</sup>, C. Sc., A.A. Lazarev<sup>1</sup>, C. Sc., D.V. Nikitovich<sup>1</sup> <sup>1</sup> Vinnytsia National Technical University

## DESIGN AND MODELING OF DIGITAL MULTIFUNCTIONAL IMAGE PROCESSORS BASED ON THE SORTING NODE AND METHOD OF PROCESSING WEIGHTING-SELECTING SIGNALS OF RANK DIFFERENCES

Introduction. Advanced direction becomes fast parallel images processing using optoelectronics for interconnects and non-conventional MIMO-system, corresponding matrix logics (ML) (continuous, neural-fuzzy and others) and corresponding mathematical apparatus [1-5]. Photo-detectors can be monolithically integrated with digital electronics in silicon, which allows the realization of stacked 3-D chip architecture in principle and significantly simplifies design of OE-VLSI circuits [2]. Smart image sensors with ADC [4, 5] show a great application field and potential. Our approach favors smart pixel architecture combining parallel signal detection with parallel processing in circuit, what guarantees the fastest processing. For self-learning neural networks (NN) based on equivalency models (EM) [6, 7], the elements of MLs are required. For the description and modeling of each continual subject domain and the class of its tasks, its own logical-algebraic apparatus (LAA) is required. Formal LAA is based on clear rules that allow you to make an exact description of a certain class of problems and even suggest an algorithm for solving them. The basis of information technologies in the analog field is precisely the continual LAAs: infinite-valued logic [8], continuous logic with all its variants and generalizations, additive-multiplicative logic (AM) algebra, predicate selection algebra, equivalence algebra [6-7]. They determined the biologically inspired stage of development of LAAs and new more energy-efficient direction of models and hardware implementations of artificial intelligence. Many logics are based on multi-input operations min  $(x_1, x_2, \dots, x_n)$  and **max**  $(x_1, x_2, \dots, x_n)$ . The image processing algorithms, basic procedures of composition-decomposition, fuzzy inference in artificial neural-fuzzy systems are also based on multi-input min-max operations. Therefore is an urgent need to improve the nodes, that perform these and similar operations. Efficiency increasing of systems of speed images processing in the use of special mathematical support. The special place among such methods occupies the class of the nonlinear algorithms that carried out transformation of kind:  $\mathbf{B} = \{\mathbf{b}_{ke}\} = \mathbf{F}(\mathbf{A}) = \{\mathbf{\Phi}_{\kappa l}(\mathbf{A}_{\kappa l})\}, \text{ where } \mathbf{\Phi}_{\kappa l}(\mathbf{A}_{\kappa l}) - \text{nonlinear}$ function, which is determined by subset of rank and (or) index statistician of selection. By virtue of the last this subclass was adopted by rank algorithms.

The algorithms of extreme filtration, using values of **min** and **max** on samples of neighborhood space, are the special cases of the rank algorithms. Any r-th index statisticians  $v_s(\mathbf{r})$  of display (k, l) the set neighboring of which form other (N<sub>s</sub>-1) the elements of selection it is possible to bind to the local histograms of distributing of values of neighboring elements and with the proper functions of the well-organized choice  $F_n^m \vec{x}$  ( $\vec{x}$ ) element, where  $\vec{x} = (x_1, x_2, ..., x_n)$ . Such functions at any values of changing variables choose that size which at the location all right not decreasing are occupied by m-th place. These functions can be represented by a logical formula:

$$F^{(r)}(x_1,...,x_n)=x^{(r)}, r=1,n,$$

where r-rank of the base operations of continuous logic (CL). Thus for r = n this operation passes to n-local disjunction, for r=1 to n-local conjunction. The algebra formed in a number of C = [0, 1] with base operations f(r) and complementarity operation (-) is named ordering Boolean algebra. Rank algorithms are locally-adaptive on the same essence: simplicity of local adaptation, invariance to spatial links and to signals dimension, almost algorithms complication independence from the sizes of neighboring. Sorting algorithms have been widely researched due to the need for sorting in many applications. In paper [9] approaches to creation of programmable relational processors for sorting were shown. But in such a relational processor, working with analog signals, the sorting structure for ordering signals is complex. Therefore, the aim is to simplify and digitize the sorting node to build on its basis the relational processors of nonlinear image processing. The latter can be used as nodes of ordinal logic, data ordering and sorting nodes, rank filters, fragment classifier recognizers, as tools for morphological operations as dilation, erosion, opening, closing. The above mentioned min-max operations on sets of signals are also necessary, which represent structural windows or selected fragments processed images. Many of the morphological operations need to be repeated many times and for all the fragments of the image being processed, therefore, there is an urgent need to reduce the execution time of min-max operations and ranking operations. Therefore, the goal of our work is to search new options for implementing both signal sorting nodes, including digital, providing increased accuracy and speed, and based on them relational non-linear image processing processor with advanced functionality. In addition, taking into account the recent emergence of a new element base, our task is to prove the possibility of creating on the FPGA, practically in one chip, an image preprocessor (IP) with enhanced technical characteristics and a wide range of commands through the use of a new method of processing pre-ranked signals and (or) their differences. To achieve this goal, it is necessary to simulate the algorithms and methods themselves, and then based on them design and simulate the technical options for the implementation of nonlinear IP and their main nodes.

**Presentation of the main material**. Our proposed allows ranking of signals and forming output signals are shown in Fig. 1. Structure of digital multifunctional image processor (DMIP) DMIP\_2 based on FPGA with serial input and registers memory to form a vector of signals to be sorted and 1 output using sorting unit (SU) based on modified conveyor homogeneous wave structure (MCHWS) consisting of layers of digital comparison switching circuits is shown in Fig.2. Here variant DMIP\_1 with 10 inputs and 1 output and supply of all input signals in parallel is not shown. For the convenience of data input, we have developed and modeled a processor DMIP\_2 circuit with register memory for fast sequential image input and automatic sequential search of processed windows. It is shown in Fig. 2. Simulation results of DMIP\_2 are shown in Fig. 3, 4.







Fig. 2. FPGA Structure of DMIP\_2 with serial input and registers memory to form a vector of signals to be sorted and 1 output

Since such processor have output signals that are ranked by value and not by difference of values, by some modification [9] they can be used to organize an additional calculation of the difference of signals having neighboring ranks. Besides, the difference in signal values is also necessary for such a function as nonequivalence. Based on the operations of bounded difference and nonequivalence, a whole set of other continuous logic complex operations and functions are constructed. For example, early we can select one of n signals by rank using multiplexer. There is only 1 output (ranks). And now we can also form signals difference between max signal and next by order. So we can find signal that is proportional to difference of any two signals from ordered set. Such approach allows to formed output complement signals. If one of reference level is D=1 (255), than difference between the reference and any of signals is the complement of the signal. Therefore, we will develop this idea further, taking into account the fact that the selection, amplification, weighting and addition of signals are simple.



Fig. 3. Simulation of DMIP\_2 based on FPGA (window fragments)

Секція 1. Математичне моделювання та розробка програмного забезпечення

Master Time Bar:	36.0 us		Pointer 2.29 us					Interval: -33.71 us					Start			End:					
Name	Value at 36.0 us	3.52	us	3.56 us		3.6 us	3.6 <b>4</b> u	s	3.68 us	3.72	us	3.76 us	;	3.8 us	3.84 ut	5	3.88 us	3.92 u	s	3.96 us	4.0 us
🖨 🗄 InPs	U 39	116	181	194	Х 30	156	X 6	X 18	X 50	22	X 115	239	X 43	X 85	X 202	104	X 23		230	54	39
🖨 🗄 🛋	U 255																				
E- CLK	U 1		U	பா	1			Г			ur	Ъ	J			ЦГ	u-				
🝯 🖲 R_1	U 255																				
🝯 🖲 R_2	U 255	252			26	224	×	242		K 🗔	205		162	181	K	235	- *		243	X	255
🍯 🖲 R.3	U 250		226	1	89	201	23	4	209	( 1	70	167	157	162	194		228	X	226	160	248
🝯 🖻 R_4	U 248	141	164		78	189	20	99	170	(1)	57	162	118	157	181	194	22	s X	150	153	160
🝯 🖲 R_S	U 178	131	141	164	165	178	20	21	Х	147		157	K 1	16	139	181	194	156	X	130	153
🛎 ⊡-R_6	U 153	122	137	141	164	Ж	176		х	145		118	76	85	116	139	156		88		130
🗃 🖻 R_7	U 130	102	131		37	Ж 1	65		142		118	59	63	75	8	5	139	62	X	59	X
🝯 🗄 R_S	U 115	87	102	131	Ж.—	134		K	94		59	32	59	68	76	68	62	36	59	50	<u>ا</u> گر
🝯 🖻 R_9	U 50	75	87		125		80		73		32	X	30	63	68		6	30 X	18	X	22
🝯 🖲 R_O	U 22		75	87	K	80	K	68		32	K	29		30	63	( )	o 🕺		6	X	18
🖨 θ·γ	U O	13	X 14	15	χo	χ 1	X 2	Хз	X 4	χ 5	χ 6	X 7	X B	X a	X 10	11	X 12	(13)	14	15	
🝯 🖲 OF_w9	U 63	0					255	242	224	170	147	146	K	59				63			
🝯 🖲 A1	U 101	32	29	30	63	86	235	36	226	243	59	153	255	178	123	202	31	213	5	180	135
🝯 🖲 A2	U 23	29	(30)	63	86	235	36	226	243	59	153	255	178	123	202	31	213	s X	180	135	101
🝯 🗄 A3	U 168	30	63	85	235	36	226	243	\$ 59	153	255	178	123	202	31	213	5	180	135	101	23
🝯 🕀 A4	U 245	205	59	162	76	X 68	139	228	62	88	<b>X</b> 150	130	248	250	205	55	147	64	218	247	225
🗃 🕀 AS	U 123	59	162	76	68	139	228	62	88	160	130	248	250	205	56	147	64	218	247	225	245

Fig. 4. Simulation results of DMIP\_2 based on FPGA with serial input and registers memory and 1 output (issuing ranks, one switch)

The simulation results of DMIP\_3 (Fig. 5) with serial input and registers memory, 2 outputs for rank and rank differences signals weighing-selection processing are shown in Fig. 6-10.



Fig. 5. Structure of DMIP\_3 based on FPGA with serial input and registers memory to form a vector of signals to be sorted, 2 outputs for rank and rank differences signals weighing-selection processing

As can be seen from Fig. 3, 4, 6, 7 the resources of the Altera FPGA chip EP3C16F484 Cyclone III family are not fully used in the first case, and in the second for the processor with register memory and two outputs almost completely (there is a small margin).



Fig. 6. Simulation of DMIP\_3 based on FPGA with serial input and 2 output (window fragments)

The processing cycle in the pipelined structure of DMIP and SU did not exceed 25 nanoseconds, which makes it possible to achieve an input / output rate of pixels of the processed and processed images at the level of 40MHz. During the processing cycle, DMIP\_1 essentially performs (9 \* ln9-estimates for the best algorithms!) Sorting operations and generates all the ranks and their differences, which gives, taking into account the wide variety of output functions, performance estimates of at least 10<sup>9</sup> operations per second.

	Name	Value at	44 us 3.48 us	3.52 us	3.56 us	3.6 us	3.54 us	3.68 us	3.72 us	3.75 us	3.8 us	3.84 us	3.88 us	3.92 us 🔺
		35.0 us												
5	🗄 inPs	U 39	67 118 157	115 181	( 194 ( 30	156	6 18	50	22 115	239	43 85	202	104 23	0 2
5	E AB	UO												
in	CLK	U 1			υw		μīυ		Lhur			υī	лл	
5	⊞ R_1	U 255	37	252	226	224	242		205	X 1	52 🗼 181 🎽		235 🐰	2.
5	€ R_2	U 250	145	226	189	201	224	209	170	167 1	57 162	194	228	X 22
5	⊞ R_3	U 248	122	141 164	178	189	209	170	167	162 1	18 157	181	194 226	X 16
5	⊕ R_4	U 178	7 107 102	131 141	164 165	178	201	X	147	157	115	139	181 🗙 194 👗	156
5	€ R_5	U 153	5 67 75	122 137	141 154	Х	176	X	145	118 7	5 8 85	116	39 🗶 156 🗶	8:
5	⊕ R_6	U 130	X 35 X 67 X	102 131	137	16	5 X	142	118	59 X 6	3 76	86	139	62
5	8 R_7	U 115	X 35 X	87 102	131	134	X	94	59	32 5	9 68	76	68 X 62 X	36 5
5	⊕ R_S	U 50	Х Х	75 87	125	X	80 X	73	32	30	X 63 X	68	36 🚶	30 1 -
5	€ R_9	U 22		75	87	80 X	68		32	29	30	63	30 X	E
5	⊕ R_0	UO												
5	OFD_w16	U 88 U	45 24	5	62	11	12	15	39 X	X	39 🕅	5	13 34	2
5	÷γ	UΘ	10 11 12	13 14	15 0		2 3	X 4	5 6	X 7 X	8 9	10	11 12	13
5	DF_w9	U O	0			X	224 226	209	145 🕺 146	118 3	2 🗶 30	X		0
5	⊕ A1	U 101	9 142 147	32 29	30 63	85	235 36	226	243 59	153 25	178	123 2	62 X 31 X	213 5
5	■ A2	U 23	2 147 32	29 30	63 85	235	36 226	243	59 153	255 1	123	202	81 🗶 213 🗶	5 18
5	€-A3	U 168	7 32 29	30 63	86 235	X 36 X	226 243	59	153 255	178 12	3 202	31 2	13 5 1	180 13
5	E-44	U 245	12 94 170	205 59	162 75	X 58	139 🛔 228	K 52	88 🚺 150	130 2	48 250	205	56 147	54 2

Fig. 7. Simulation results of DMIP\_3 with 2 outputs (issuing ranks, two switches) in case of formation of a difference of ranks r2-r3



Fig. 8. A good example of image line processing using proposed DMIP: Original line (red) and received rank and other output functions.

**Conclusions**. We show the results of design the new FPGA-DMIPs with digital accuracy. Calculations show that in the case of using Altera FPGA chip EP3C16F484 of Cyclone III family, it is possible to implement DMIP for image size of 64\*64 and window 3\*3 in the one chip.



Fig. 9. The results of image transformations with DMIP for different rank : 0, 1, 2, 3, 7, 8, respectively.



Fig. 10. The results of the Amo image transformations using DMIP for different rank values and different functions defined by the control vector Y For 2.5V and clock frequency of 200MHz the power consumption will be at the level of 200mW and the calculation time for pixel of filters will be 25ns.

## List of literary sources:

1. Krasilenko, V. G., Nikolskyy, A. I., Lazarev, A. A., "Designing and simulation smart multifunctional continuous logic device as a basic cell of advanced high-performance sensor systems with MIMO-structure," in Photonics, Devices, and Systems VI, Dagmar Senderáková; Petr Páta; Pavel Tománek, Editors, Proc. SPIE, 9450, 94500N (2015).

2. Lei Yi, Guangbao Shan, Song Liu, Chengmin Xie, High-performance processor design based on 3D on-chip cache, Microprocessors and Microsystems, Volume 47, 2016, Pages 486-490, ISSN 0141-9331, http://dx.doi.org/10.1016/j.micpro.2016.07.009.

3. Krasilenko, V., Ogorodnik, K., Nikolskyy, A., Dubchak, V., "Family of optoelectronic photocurrent reconfigurable universal (or multifunctional) logical elements (OPR ULE) on the basis of continuous logic operations (CLO) and current mirrors (CM), "Proc. SPIE, 8001, (2011).

4. Krasilenko, V. G., Nikolskyy, A. I., Lazarev, A. A., "Multichannel serial-parallel analog-to-digital converters based on current mirrors for multi-sensor systems", Proc. SPIE 8550, Optical Systems Design 2012, 855022 (2013); doi:10.1117/12.2001703

5. Krasilenko, V. G., Lazarev, A. A., Nikitovich, D. V., "Simulation of continuously logical base cells (CL BC) with advanced functions for analog-to-digital converters and image processors," Proc. SPIE 10438, 104380K (2017)

6. Krasilenko, V., Nikolskyy, A., Zaitsev A., Voloshin V., "Optical pattern recognition algorithms on neural-logic equivalent models and demonstration of their prospects and possible implementations," Proc. SPIE 4387, 247 –260 (2001).

7. Krasilenko, V.G., Lazarev A.A., Nikitovich D.V., "Modeling and possible implementation of self-learning equivalence-convolutional neural structures for auto-encoding-decoding and clusterization of images," Proceedings of SPIE Vol. 10453, 104532N (2017).

8. Volgin, L.I., Mishin, V.A., "Is the future digital or analog?," Information technologies in electric power industry: Cheboksary: RESCNIT, 86-89, (1998).

9. Krasilenko, V.G., Lazarev A.A., Nikitovich D.V., "Design and simulation of image nonlinear processing relational preprocessor based on iterational sorting node," Proc. SPIE 11028, Optical Sensors 2019, 110282X (11 April 2019); doi: 10.1117/12.2524114.